Formal methods

Results: 2204



#Item
151Proof theory / Mathematical proof / Theorem / Natural deduction / Automated reasoning / Formal methods / Formal proof / Automated theorem proving / Argument / KeY / Sequent / First-order logic

DERIVING SAFETY CASES FROM AUTOMATICALLY CONSTRUCTED PROOFS Nurlida Basir*, Ewen Denney† and Bernd Fischer* * ECS, University of Southampton, Southampton, SO17 1BJ, UK (nb206r, b.fischer)@ecs.soton.ac.uk †

Add to Reading List

Source URL: ti.arc.nasa.gov

Language: English
152Programming language theory / Formal methods / POPLmark challenge / Mathematical proof / Programming language semantics / Logic in computer science / Proof theory

Proof assistants in computer science research Xavier Leroy Inria Paris-Rocquencourt Semantics of proofs and certified mathematics,

Add to Reading List

Source URL: pauillac.inria.fr

Language: English - Date: 2015-09-15 04:31:52
153Formal methods / Theoretical computer science / Project management / Computer programming / Refinement / B-Method / Feature model / Model checking / Object Process Methodology / Software development process / Algorithm / Economic model

Towards Feature-Oriented Specification and Development with Event-B Michael R. Poppleton School of Electronics and Computer Science University of Southampton Southampton, SO17 1BJ, UK

Add to Reading List

Source URL: rodin.cs.ncl.ac.uk

Language: English - Date: 2007-12-11 09:56:52
154Avionics / Theoretical computer science / Aircraft collision avoidance systems / Warning systems / Traffic collision avoidance system / Air traffic control / Formal methods / Self-separation / Unmanned aerial vehicle / Formal verification

Formal Methods in Air Traffic Management: The Case of Unmanned Aircraft Systems (Invited Lecture)? C´esar A. Mu˜ noz NASA Langley Research Center, Hampton, Virginia

Add to Reading List

Source URL: shemesh.larc.nasa.gov

Language: English - Date: 2015-11-24 11:55:34
155Theoretical computer science / Formal methods / Formal verification / Software-defined networking / Software verification / Turing machine / Finite-state machine / Model checking / Temporal logic / OpenFlow / Computer science / Distributed computing

Declarative Verifiable SDI Specifications Rick McGeer US Ignite ABSTRACT

Add to Reading List

Source URL: spw16.langsec.org

Language: English - Date: 2016-06-05 23:38:43
156Logic in computer science / Boolean algebra / Electronic design automation / Formal methods / NP-complete problems / Boolean satisfiability problem / True quantified Boolean formula / Maximum satisfiability problem / Model checking / Conjunctive normal form / Satisfiability / Tseytin transformation

Abstraction-Based Algorithm for 2QBF Mikol´asˇ Janota2 and Joao Marques-Silva1,2 1 University College Dublin, Ireland 2

Add to Reading List

Source URL: www.mancoosi.org

Language: English - Date: 2012-12-16 04:54:55
157Formal methods / Programming paradigms / Cross-platform software / Theoretical computer science / Logic in computer science / Infusion pump / Model checking / Formal verification / Java / Object-oriented programming / Coupling / Design by contract

Software Tools for Technology Transfer manuscript No. (will be inserted by the editor) Formally Specifying CARA in Java? Eugene W. Stark Department of Computer Science, State University of New York at Stony Brook, Stony

Add to Reading List

Source URL: bsd7.cs.sunysb.edu

Language: English - Date: 2003-08-25 12:18:38
158Formal methods / Functional languages / Automated theorem proving / Computability theory / Theoretical computer science / Partial evaluation / Theorem / Functional programming / Compiler / Standard ML / Succ / Evaluation

Towards Efficient Conversions by use of Partial Evaluation Morten Welinder DIKU, Department of Computer Science University of Copenhagen

Add to Reading List

Source URL: repository.readscheme.org

Language: English - Date: 2010-10-22 08:04:54
159Technical communication / Hardware description languages / Functional languages / Atom / Real-time computing / Bluespec / Formal methods / SystemVerilog / Type system / Verilog / Interface / Refinement

experienced in the software domain. For example, the notion of a variable in software often becomes a wire in hardware with very different semantics. Hardware, at least synchronous anyway, has the notion of a clock and o

Add to Reading List

Source URL: rodin.cs.ncl.ac.uk

Language: English - Date: 2006-08-22 04:59:46
160Formal methods / Static program analysis / Theoretical computer science / Safety / Computer security / Safety case / KeY / Hoare logic / Formal verification / Proof-carrying code / Hazard analysis / Loop invariant

Constructing a Safety Case for Automatically Generated Code from Formal Program Verification Information Nurlida Basir1 , Ewen Denney2 , and Bernd Fischer1 1

Add to Reading List

Source URL: ti.arc.nasa.gov

Language: English
UPDATE